Andes Technology Corp. · TWSE:6533
Andes Technology — Q2 2021 Earnings Presentation
53 slides from Andes Technology's earnings presentation, 2021
Slide 1: INARA th APRA)
Y INARA th APRA)
Slide 2: 投資安全聲明
投資安全聲明 除簡報內所提供之歷史信息外，簡報事項係屬預測性陳述，受 到風險及不確定性因素影響，可能造成實際結果與陳述內容發 生不符，這些不確定性因素包括但不限於：天氣、競爭性產品 及其定價的影響、產業及市場對半導體產品之供給及需求移轉 、新產品大量量產之能力、技術急遽演進、半導體產業景氣以 及整體經濟環境之變化。 2
Slide 3: 簡報大綱
簡報大綱 01 公司簡介 02 營運成果 03 產品應用 04 新產品及生態系統 05 總結 3
Slide 4: 公司簡介
公司簡介 http://www.andestech.com
Slide 5: 晶心亮點
晶心亮點 • 2005年3月設立於台灣新竹科學園區。 • 根基穩健的高科技上市公司。 • 員工人數達230人；80%為工程師。 • 獲得TSMC 2015年新的 IP OIP Award 。 • 晉升為RISC-V國際聯盟(前身為RISC-V基金會) 首席會員。 (2020) • 獲得Al Global Media頒發「2020年最傑出嵌入式處理器IP供應商」。 • 向量處理器核心NX27V獲頒「新竹科學園區優良廠商創新產品獎」 (2020) 晶心任務 • 創新架構高效能/低功耗嵌入式處理器。 晶心利基 • 智能及環保之電子設備 • 雲端應用,人工智慧及物聯網
Slide 6: 重要里程碑
重要里程碑 ❖ 200+ commercial licensees ◼ Geographically distributed in Taiwan, China, Korea, Japan, Europe, and USA Andes- ◼ 500+ license agreements signed Embedded SoC ❖ AndeSight™ IDE: ◼ 20,000+ installations IP / EDA Design Service / Foundries ❖ Eco-system: ◼ 500+ partners Development Environment Misc
Slide 7: 營運成果
營運成果 http://www.andestech.com
Slide 8: 2021年第二季營業收入
2021年第二季營業收入 QoQ YoY +37.2% +103.7% (單位:新台幣千元) 8
Slide 9: 2021年上半年度前十大客戶之應用分析
2021年上半年度前十大客戶之應用分析 單位: 新台幣千元 9
Slide 10: 2021年第二季權利金收入
2021年第二季權利金收入 QoQ YoY -7.5% +63.3% (單位:新台幣千元) 10
Slide 11: 2021年上半年度權利金應用分析
2021年上半年度權利金應用分析 單位: 新台幣千元 11
Slide 12: Royalty Analysis
Royalty Analysis 單位: 新台幣千元 (單位:家數) 12
Slide 13: 2021年第二季營業毛利與毛利率
2021年第二季營業毛利與毛利率 (單位:新台幣千元) 13
Slide 14: 2021年第二季營業費用
2021年第二季營業費用 YoY QoQ +0.5% +12.7 % (單位:新台幣千元) 14
Slide 15: 2021年第二季營業利益(損失)
2021年第二季營業利益(損失) QoQ YoY +421.1% -% (單位:新台幣千元) 15
Slide 16: 2021年第二季營業利益率
2021年第二季營業利益率 QoQ YoY +24.54 PT +53.76 PT (%) 16
Slide 17: 2021年第二季合併淨利(淨損)
2021年第二季合併淨利(淨損) YoY QoQ -% +117.3% (單位:新台幣千元) 17
Slide 18: 2021年第二季合併淨利率(淨損率)
2021年第二季合併淨利率(淨損率) QoQ YoY +10.68 PT +46.37 PT (%) 18
Slide 19: 2021年第二季每股盈餘
2021年第二季每股盈餘 QoQ YoY 0.76 $ +1.82 $ (單位:新台幣元) 19
Slide 20: | 202147 EE Bey T-IWA
| 202147 EE Bey T-IWA EREMREWA MBSA BARBARA mM iRMARM Py RISC-V’ 20
Slide 21: | 2021/4 TH B
| 2021/4 944 5 TH B @Taiwan mChina BUSA MJapan Europe Korea 3%1% MRISC-V* 21.
Slide 22: 20215 E+ Ei i-embl
20215 E+ Ei i-embl MRISC-V @V3_ m™@ Custom Computing @N8 mN25. m NX27 6% mAX4S m=N9 D25 mN45 Service m= N10 =D10 mN22 N13 mA27 ACE A25 m=N7 | NX25 AX25 poe N ANDES Ym Risc TECHNOLOGY 22
Slide 23: 2021年第二季銷售分析- RISC-V
2021年第二季銷售分析- RISC-V (單位:新台幣千元) 23
Slide 24: 產品應用
產品應用 http://www.andestech.com
Slide 25: 晶心概況
晶心概況 ❖ A 16-year-old public CPU IP company ❖ 2B+ Andes-Embedded SoC annually in 2020 GNU Toolchains ❖ A founding premier member of the RISC-V International ❖ An active role in RISC-V International & its LLVM extension task groups RISC-V Board Director Vice Chair of Technical Steering Committee RISC-
Slide 26: 晶心嵌入各式各樣新的應用
晶心嵌入各式各樣新的應用 Sensor Hub WiFi/ BT/ GPS/ FM (combo) NFC Smart Speakers: Bike Sharing: X-Trail: Controller Touch WiFi IoT GPS Ctrl ADAS Ctlr Storage Screen Controller Controller Switch: Andes Embedded in Smart Phones Game Flash Ctlr ❖ In leading machine learning computers for datacenter ❖ In tier-one s
Slide 27: 晶心RISC-V已應用在邊緣到雲端運算的SoC
晶心RISC-V已應用在邊緣到雲端運算的SoC ❖Edge to Cloud ADAS Datacenter AI accelerators AIoT SSD: enterprise (& consumer) Blockchain 5G macro/small cells FPGA MCU Multimedia Security Wireless (BT/WiFi) ❖40nm to 5nm 5G Macro ❖Many in AI 27
Slide 28: 晶心RISC-V核心在SoC中被採用的數目
晶心RISC-V核心在SoC中被採用的數目 o single core ooooo oooooooooooooooooooo…oooooooooooooooooooo 2-8 cores ooo oooooooooooooooooooo…oooooooooooooooooooo oooooooooooooooooooo…oooooooooooooooooooo oooooooooooooooooooo…oooooooooooooooooooo oooooooo oooooooooooooooooooo…oooooooooooooooooooo oooooooo oooooooooooooooo
Slide 29: 新產品及生態系統
新產品及生態系統 http://www.andestech.com
Slide 30: 晶心RISC-V產品概述
晶心RISC-V產品概述 Best extensions to RISC-V AndeStar™ Architecture V5 AndesCore™ AndeSight™ Highly optimized Processors Tools Professional IDE design with Standby EDM COP Intf with high code & VIC leading PPA AndesCore uCore quality ITLB MMU/MPU DTLB Instr Instr LM Data LM Data Cache Intf Intf Cache DMA
Slide 31: Andes V5適用於廣泛的運算架構
Andes V5適用於廣泛的運算架構 AndeStar™ V5 CPUs Conventional Computing Domain Specific Architecture Architecture (DSA) RV32/64 Andes Extension N/D-series Leading PPA Embedded Processor Define custom instruction to N22 N(X)25 D25… IoT, Sensing, Storage, Audio, GPS handle time critical codes A-series High Perfor
Slide 32: 晶心RISC-V產品路線圖
晶心RISC-V產品路線圖 RV32/RV64 Vector Ext. Superscalar A25MP Benefits Cache-Coherent AX25MP 1-4 Cores 45-Series: 27-Series: 512-bit SIMD raises MobileNet by 66x Vector Ext. Dual Issue (CNN for mobile vision) MemBoost MemBoost Linux with A25 FPU/DSP AX25 NX27V N45/NX45 boost performance D45/DX45 by 50% A27/
Slide 33: AndeCore 45 系列產品
AndeCore™ 45 系列產品 32-bit AndesCore™ N45/D45/A45/A45MP 64-bit AndesCore™ NX45/AX45/AX45MP 33
Slide 34: AndesCore 45-Series概述
AndesCore™ 45-Series概述 PLIC PMU Debug ◼ 8-stage In-Order Dual-Issue ◼ AndeStar™ V5 ISA: ⚫ RV*GCN (S/D FPU): All Series Interrupt WFI HW Bkpt Intf. ⚫ RV*P-ext (DSP/SIMD): D45/A(X)45 ⚫ MMU for Linux Applications: A(X)45 45-series uCore, PMP/PMA ◼ MemBoost memory subsystem MMU Br. Pred FPU/DSP ◼ Low po
Slide 35: AndesCore 45 vs. 25 Series Performance Enhancement
AndesCore™ 45 vs. 25 Series Performance Enhancement ◼ > 1.5X Coremark & Dhrystone performance enhancement, compared with single-issue 25 series 5.50 35
Slide 36: AX45 Can Do More (vs. 64bit A-series)
AX45 Can Do More (vs. 64bit A-series) ◼ A53 ◼ AX45 ⚫ 8-stage In-Order Dual Issue ⚫ 8-stage In-Order Dual Issue ⚫ Widely adopted by industries ⚫ Performance is better! in many applications • Coremark/MHz: 1.32x • Dhrystone/MHz: 1.37x 36
Slide 37: 45系列產品的目標市場
27 & 45系列產品的目標市場 ◼ AI/Deep Learning ◼ Video Surveillance ◼ AR/VR ◼ 5G ◼ ADAS ◼ Networking ◼ V2X (Vehicle to Everything) ◼ IVI (In-Vehicle-Infotainment) ◼ Storage … and More! 37
Slide 38: 晶心RISC-V處理器在AI的各種應用
晶心RISC-V處理器在AI的各種應用 Data Center Automotive Mobile AR/VR Surveillance • ADAS, HDR • > 10 cameras Smart Home • Face unlock Vector CPUs • Bokeh Smart Camera • Avatar • Intelligent HMI • SLAM • Barge-in • Gesture recognition Smart IoT Devices • High resolution • Beamforming • Speech to text • > 1 camera
Slide 39: RISC-V DSP Extension
RISC-V DSP Extension • Andes contributed market-proven DSP(SIMD) as P-Extension • Designed to accelerate slow video, audio/voice and low data rate DSP workloads Real world speedup using P-Extension DSP MP3 decode 2 RV32P AMR voice codec 3.7 ML-KWS (keyword spotting) 5.2 PNET (90% of Face Detection)
Slide 40: 晶心向量處理器(NX27V) - One for All Implementations
晶心向量處理器(NX27V) - One for All Implementations *512b Cloud Computing – Datacenter, HPC, Server *256b NX27V Edge Computing – 5G, Vision Processing Endpoint Computing – Natural Language Processing *128b * Configurable compute data width (VLEN) 40
Slide 41: Andes 客製化指令集延伸
Andes 客製化指令集延伸 ❖ ACE unlocks RISC-V’s Potential of DSA • Define ACE instruction to handle time critical codes • Another approach to co-processor or accelerators ❖ All-in-one COPILOT development environment • Automation tool and ease of use • Extensions are easy to re-use, can be used as a library 41
Slide 42: Taking RISC-V Cores to Next Level
Taking RISC-V Cores to Next Level ❖Andes is the world-leading supplier shipping the commercial RISC-V cores to market with the support of • D25, D45, A(X)25(MP), A(X)27(L2), P-Extension A(X)45(MP) V-Extension • NX27V, NX45V Custom-Extension • Entire 25, 27, 45 series (w/ ACE* support) *: Andes Custo
Slide 43: 晶心RISC-V產品的優勢
晶心RISC-V產品的優勢 Performance • Leading PPA and code size & Extensibility • Rich data processing in P, V, and ACE Configurability • Flexible configurations for rich features • Compiler optimizations, and SW stacks Maturity • Comprehensive features in AndeSight IDE 43
Slide 44: 積極參與RISC-V社群活動
積極參與RISC-V社群活動 ❖ Contributing hardware architecture extensions ◼ Chair of the P-extension (Packed SIMD/DSP) Task Group ◼ Co-chair of Fast Interrupts Task Group ◼ Closely reviewing activities of other Task Groups 44
Slide 45: 晶心協助強化RISC-V生態系統
晶心協助強化RISC-V生態系統 ❖ More choices for customers are good ❖ Andes works closely with partners to grow RISC-V ecosystem 45
Slide 46: 晶心在 RISC-V上的定位
晶心在 RISC-V上的定位 Complete product portfolio Reliable RISC-V core IP vendor Extreme low power consumption, high computing efficiency World’s leading P-, V- and Custom-Ext. Capable RISC-V cores Professional custom computing service 46
Slide 47: 生態系統: Andes 與 Knect.me
生態系統: Andes 與 Knect.me 47
Slide 48: Knect.me 生態系統
Knect.me 生態系統 ❖ Built up the community to help FlashFetch Flash/ AndesCore Data RAM ROM/ AHB Intf RAM DMA AHB Masters SPI developing IoT products (quad speed) LMBRG LMBRG AHB Bus AHB Slaves MAC/PHY Crypto Engine Matrix OTP for password, ◼ To knect solutions for silicon IP’s, keys, etc. APB Bridge GP
Slide 49: FreeStart Program
FreeStart Program ❖ FreeStart Evaluation Program (FSEP) ❖ Support Package (FSSP) ◼ For all RISC-V enthusiasms and ◼ For all educator/researcher ◼ $20K for 1st year, including ◼ Fixed-Configuration N22 RTL • 1 year e-service ◼ Sign simple evaluation agreement directly on • FreeStart AE250 RTL website
Slide 50: Event Promotion
Event Promotion RISC-V CON RISC-V CON Silicon Valley Beijing RISC-V CON Shanghai RISC-V CON RISC-V CON Hsinchu Shenzhen RISC-V CON series RISC-V Summit, Forum, Workshop & Meetup series TSMC Symposium & OIP series RISC-V Summit in San Jose 2020: Diamond Sponsor 50
Slide 51: 總結
總結 http://www.andestech.com
Slide 52: A Trusted Computing Expert
A Trusted Computing Expert Successfully rolled out new series of RISC-V cores (w/ leading P-, V- and Custom-Ext.), custom computing service and FreeStart program to extend more oppty. Andes Aggressively involved in RISC-V International new technology development, contributing and Technology leveragi
Slide 53: Thank You
Thank You http://www.andestech.com +886-3-5726533 53