Business
VisionWave and Boca Jom, Ltd. Near Completion of AstraDRC™ POC, a Patented Automatic DRC Violation Correction Platform for Advanced AI Microchips
POC scheduled for demo and evaluation with an AI microchip semiconductor corporation; qSpeed acceleration enables scalable processing of multi-billion-device designsWEST HOLLYWOOD, Calif., Feb. 02, 2026 (GLOBE NEWSWIRE) -- VisionWave today announced that, together with its joint-venture partner Boca Jom, Ltd., it is completing a proof-of-concept (POC) release of AstraDRC™, a patented, automated Integrated Circuit (IC) Design Rule Check (DRC) violation correction technology designed to accelerate
About this update from Visionwave Holdings, Inc.
[{"type":"image","alt":"VisionWave Holdings, Inc.","displaySize":"","headline":null,"caption":"VisionWave Holdings, Inc.","className":"","disableSlideshowImg":false,"size":{"original":{"width":300,"height":45,"url":"https://media.zenfs.com/en/globenewswire.com/b2e2070ec04378168a794f4087c6b08b"},"resized":{"url":"https://s.yimg.com/ny/api/res/1.2/s6JhHDXZcCUk56qBdHEr4A--/YXBwaWQ9aGlnaGxhbmRlcjt3PTQyMDtoPTYzO2NmPXdlYnA-/https://media.zenfs.com/en/globenewswire.com/b2e2070ec04378168a794f4087c6b08b","width":300,"height":45}},"lazy":false},{"type":"text","content":"POC scheduled for demo and evaluation with an AI microchip semiconductor corporation; qSpeed acceleration enables scalable processing of multi-billion-device designs","length":165,"tagName":"p"},{"type":"text","content":"WEST HOLLYWOOD, Calif., Feb. 02, 2026 (GLOBE NEWSWIRE) -- VisionWave today announced that, together with its joint-venture partner Boca Jom, Ltd., it is completing a proof-of-concept (POC) release of AstraDRC™, a patented, automated Integrated Circuit (IC) Design Rule Check (DRC) violation correction technology designed to accelerate and streamline advanced semiconductor design. The POC is scheduled for demonstration and evaluation by a major AI microchips semiconductor corporation.","length":487,"tagName":"p"},{"type":"text","content":"AstraDRC™ automatically identifies and corrects IC design rule violations while preserving electrical intent and layout integrity—replacing time-consuming, repetitive manual and semi-manual correction loops that can extend tape-out schedules. By reducing the time spent on iterative DRC closure, AstraDRC™ is designed to help teams compress overall design cycle timelines—with the goal of potentially saving months or more on complex programs, particularly for large-scale AI chips.","length":482,"tagName":"p"},{"type":"text","content":"In addition to automation, AstraDRC™ introduces layout compaction capabilities as part of its correction methodology—seeking to reduce layout footprint, improve routing efficiency, and support higher silicon utilization. For semiconductor organizations, improved utilization can translate into higher yield per wafer and stronger economics at scale, especially when manufacturing advanced-node devices.","length":402,"tagName":"p"},{"type":"text","content":"To support today’s AI-class microchips—often containing billions of de...