Business
Synopsys Delivers Industry's First Ethernet 800G Verification IP for Next-Generation Networking and Communications Systems
New Native System Verilog Ethernet VIP Complements Synopsys' 112G High-Speed SerDes PHY IP to Enable High-Performance Cloud Computing Solutions MOUNTAIN VIEW,
About this update from Synopsys, Inc.
[{"type":"text","content":"New Native System Verilog Ethernet VIP Complements Synopsys' 112G High-Speed SerDes PHY IP to Enable High-Performance Cloud Computing Solutions\n\n\nMOUNTAIN VIEW, Calif., March 23, 2020 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of the industry's first verification IP (VIP) and Universal Verification Methodology (UVM) source code test suite for Ethernet 800G. \nAs the requirements for increased bandwidth to support video-on-demand, social networking and cloud services continues to rise, Synopsys VC VIP for Ethernet 800G, based on the Ethernet Technology Consortium (ETC) specification, enables system-on-chip (SoC) teams to design next-generation networking chips for data centers with ease of use and fast integration, resulting in accelerated verification closure and time-to-market. The VC VIP is used to verify Synopsys' DesignWare® 56G Ethernet, 112G Ethernet, and 112G USR/XSR PHYs for FinFET processes, which designers can easily integrate into 800G SoCs to meet their long reach and short reach interface requirements.\nThe ETC standard provides specifications for an 800G implementation based on 8 lane x 100 Gb/s technology, enabling adopters to deploy advanced high bandwidth interoperable Ethernet technologies.\n\"Our 800 Gigabit Ethernet Core will help our customers create flexible system solutions for 800 Gigabit Ethernet applications,\" said Francois Balay, president of MorethanIP. \"Being first in the industry, Synopsys VIP, source code test suite, and DesignWare IP for Ethernet 800G strengthens the ecosystem and facilitates early adoption of the technology and fast development of high-speed networking applications.\"\nSynopsys VC VIP for Ethernet uses a native System Verilog UVM architecture, protocol-aware debug and source code test suites. Synopsys VC VIP can switch speed configurations dynamically at run time and includes an extensive and customizable set of frame generation and error injection capabilities. In addition, source code UNH-IOL test suites are available for key Ethernet features and clauses, allowing teams to quickly jumpstart their own custom testing and accelerate verification closure.\n\"As a leader in verification IP, Synopsys continues to stay in the forefront to deliver another industry-first VIP solution for Ethernet 800G,\" said Vikas Gautam, vice president of engi...