Business
MicroCloud Hologram Inc. Develops Serial-Parallel Architecture-Based FPGA Quantum Computing Simulation Framework
SHENZHEN, China, Dec. 22, 2025 (GLOBE NEWSWIRE) -- MicroCloud Hologram Inc. (NASDAQ: HOLO), (“HOLO” or the "Company"), a technology service provider, launched a brand-new FPGA-based quantum computing simulation framework founded on a serial-parallel architecture. This framework adopts an innovative hardware-level data path design and, by redefining the execution mode of quantum gate operations, achieves a linear reduction in resource utilization. This framework not only demonstrates the inherent
About this update from Microcloud Hologram Inc.
[{"type":"text","content":"SHENZHEN, China, Dec. 22, 2025 (GLOBE NEWSWIRE) -- MicroCloud Hologram Inc. (NASDAQ: HOLO), (“HOLO” or the "Company"), a technology service provider, launched a brand-new FPGA-based quantum computing simulation framework founded on a serial-parallel architecture. This framework adopts an innovative hardware-level data path design and, by redefining the execution mode of quantum gate operations, achieves a linear reduction in resource utilization.","length":460,"tagName":"p"},{"type":"text","content":"This framework not only demonstrates the inherent advantages of hardware-simulated quantum systems in terms of speed and parallelism but also marks a key step taken by HOLO in the direction of quantum computing hardware acceleration. This technology has been validated on core quantum algorithms such as Quantum Fourier Transform (QFT) and Grover Search, providing a scalable path for simulating quantum circuits at the level of hundreds to thousands of qubits in the future.","length":475,"tagName":"p"},{"type":"text","content":"The rapid evolution of quantum algorithms has made it an urgent need for researchers and engineering teams to have tools capable of verifying, debugging, and testing large-scale quantum circuits. However, today’s real quantum computers remain subject to multiple limitations, including insufficient qubit counts, error-correction mechanisms still under development, and significant system noise interference. These constraints mean that many complex quantum algorithms cannot be run directly on quantum machines.","length":512,"tagName":"p"},{"type":"text","content":"The technical achievement released by HOLO this time successfully solves the high resource consumption problem of quantum gate operations in hardware mapping through an advanced hardware architecture design that combines serial and parallel approaches, enabling quantum algorithms to be integrated into FPGAs in a far more efficient manner.","length":340,"tagName":"p"},{"type":"text","content":"Traditional pipelined FPGA implementations typically expand quantum gate operations into a large amount of parallel logic, which, when handling multi-qubit gates (such as CNOT, controlled phase shift, or the cascaded phase-shift gates in QFT), results in exponential resource overhead. The new architecture adopts a serial-parallel combination mode that decom...